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1. Introduction 
The evolution of wireless applications (the performance as well as the number of users) has 
undergone explosive growth in the last years, resulting in an increasing demand for smaller, 
low-cost wireless transceivers with low power consumption. In order to meet this demand, 
continuous development must take place both in CMOS technology and in RF electronics, 
the goal of which should be to achieve a fully-integrated single-chip receiver in a low-cost 
CMOS process. This demand for complex read channel and multi-standard receiver ICs calls 
for the design and implementation of one category of analog interface chips as continuous-
time (CT) filters, suitable for high speed with variable bandwidths over a wide frequency 
range, preferably using the Gm-C approach rather than other existing solutions. 
Filters based on the Gm-C technique were used quite early on with bipolar technology and 
they have now become the dominant option to implement monolithic filters for very high 
frequency. The basic building block of a Gm-C filter is the integrator, which involves the use 
of transconductors and capacitors only and whose structure is therefore simpler than others, 
such as operational amplifiers. The simplicity of the transconductor coupled with the open-
loop operation, which does not involve any complex frequency compensation schemes, 
point to this cell as the basic active element to be considered and the best option to operate 
in a VHF range with low supply voltages. 
 
Vin
gm
Io
Io=gmVin
 
Fig. 1. Ideal transconductor Vin to Io converter of transconductance gm (conversion factor). 
All the benefits of the Gm-C approach lie in the ideal behaviour of the transconductor. 
Nevertheless, its use as the basic element in the VHF active filter implementation forces one 
to consider some drawbacks related with the non-idealities of this fundamental cell: finite 
output resistance, finite bandwidth, noise, non-linearity, etc. The main disadvantages 
inherent to this technique are its high sensitivity to parasitic capacitors and the non-linear 
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behaviour of the transconductor, to the extent of appearing a distortion brought about 
mainly by the non-linearities generated in the V-I conversion. Certain specific strategies 
require to be used to minimize these effects. 
By taking differential or balanced transconductor structures into account, distortion is 
reduced (even non-linear components are cancelled) and better immunity to common-mode 
noise is obtained. Furthermore, the use of tuning techniques compensates parameter 
deviations due to process and temperature variations. These ideas, together with a careful 
layout, a detailed study of the technology and a deep analysis of the device, lead to an 
improvement in the transconductor behaviour, and consequently, in the filter performance. 
Thus, while developing the design of an active Gm-C filter, the effects of transconductor 
non-idealities must be analysed in depth to achieve optimum filter performance. The 
implementation of the transconductor should show a trade-off between dc-gain, linearity 
and low phase-error at the cut-off frequency. 
Any pole or zero frequency in filters based on the Gm-C technique is of the Gm/C type. This 
means that there are two fundamental ways of programming the frequency response of the 
filter: keeping Gm constant and varying C, or vice versa. The choice of filter approach will 
affect noise and power dissipation (Pavan et al., 2000). The constant-C approach has the 
advantage of maintaining the noise specifications constant over the entire programming 
range while decreasing the power consumption for lower frequencies. Due to the above 
considerations, the constant-C scaling technique is the preferred approach for implementing 
filters operating in a very high frequency range, focusing on the design of tunable CMOS 
transconductors. On the other hand, discrete tuning is currently being more widely used 
than continuous tuning, both to preserve the dynamic range and take advantage of the 
digital system in mixed design to determine the control signal that calibrates and 
reconfigures the filter. A possible discrete tuning technique is based on a parallel connection 
of transconductors, where the desired time-constant can be digitally programmed (Pavan et 
al., 2000a). This approach succeeds in keeping the Q-factor constant and maintains an 
adequate dynamic range over the entire bandwidth setting. 
The target is to implement a transconductor that is compatible with the latest low-cost pure 
digital CMOS technologies and programmable over a very high frequency range while 
maintaining an adequate dynamic range (DR). The concrete values of these specifications 
depend on each particular application. This work does not focus on a concrete application 
but on carrying out an overall analysis to seek the structure that provides the best trade-off 
between operation frequency, programmability, dynamic range and power consumption. 
Considering all these points, an optimal solution for digitally programmable analog filters in 
the VHF/UHF range is to take advantage of current-mode pseudo-differential topologies and 
endow them with digital programmability. The design strategy is therefore as follows: after 
analysing the transconductor parameters that limit its ideal behaviour, a very well-known 
current-mode topology (Smith et al., 1996; Zele et al., 1996) will be characterized; starting from 
the Zele-Smith architecture, two different transconductors will be presented and in-depth 
analysis will be carried out, following which all the characteristic parameters of each active cell 
will be obtained; programmability will then be added to the VHF transconductors and the 
experimental results of a low-cost 0.35 μm CMOS implementation will be presented. As the 
active cell is based on a classical structure, a broad diversity of digitally programmable and 
continuously tunable CT filters can be obtained, where the programmability exhibited by the 
filter is achieved due to the design of a generic programmable transconductor. Due to the lack 
of special capacitor structures in standard digital technologies, the use of the MOS structure as 
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an intended passive device is probably as old as the MOS transistor concept itself. An 
alternative to implementing linear capacitors is to use the gate-to-channel capacitance of 
MOSFET devices as capacitors, where the gate-oxide thickness is a well-controlled variable in 
the process. This option will be considered in this work. 
Therefore, in this chapter we will show the best way to implement key analog building 
blocks of a high-speed system in a CMOS technology with a wide programmable frequency 
range; considering new design techniques and uncovering potential problems associated 
with the design of high-speed analog circuits using short-channel and low-voltage devices. 
These are the challenges of CMOS filter design at very high frequencies and this study 
addresses the theoretical and practical problems encountered in the design of robust, 
programmable continuous-time filters with very high bandwidths implemented in low-cost 
digital CMOS technologies. 
2. The Integrator: building-block in the Gm-C technique 
The majority of continuous-time (CT) integrated filters, circuits where high frequency at low 
cost of silicon and power is required, present a frequency response controlled by time-
constants, and one of the simplest implementations for these factors is taking advantage of 
the integrator structure. Therefore, the integrator is the dominant building block for many 
high-frequency active circuit design techniques, and its frequency response and linearity 
directly determine the filter performance. 
Accordingly, systems based on the Gm-C technique are the first option for implementing CT 
filters, thanks to their acceptable performance over the VHF range. The active building 
element used by the Gm-C filter approach, based on an open-loop integrator, is the 
transconductor cell (Fig. 1), which ideally delivers an output current proportional to the 
input signal voltage: 
 o m inI g V=  (1) 
where gm is the transconductance of the element. When a grounded capacitor is connected 
to the output node of the transconductor in order to take this current out, an integrator is 
obtained leading to Vin-Vo conversion, as shown in Fig. 2(a). It turns out that an ideal 
voltage-mode integrator has been obtained with a simple transconductance-capacitor 
combination. Nevertheless, a second structure can be considered taking into account the 
current-mode signal processing, whereby two different, yet completely equivalent, 
topologies are obtained. In this case, the input current is taken across the integration 
capacitance in order to obtain the transconductor input voltage and then, after the active 
cell, the output current. Thus, Fig. 2(b) shows the Iin-Io conversion. 
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(a) (b) 
Fig. 2. Ideal integrator; (a) voltage-mode: mo
in I
gV
V sC
= − , (b) current-mode: mo
in I
gI
I sC
= . 
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Due to the grounded location of most parasitic capacitors of the active cell (the total 
output/input node effective parasitic capacitance, depending on the configuration), they 
must be considered by constituting a percentage of the total integration capacitance CI, 
which is particularly significant at high frequencies. An extreme situation can be reached 
when considering the proposed transconductor as an integrator where total integration 
capacitance CI is constituted only by these parasitic capacitances, with no need for any 
external capacitor. Nevertheless, these capacitances are not linear and, depending on their 
contribution, the total linearity of the system will be affected. As technological process 
variations will also affect the value of these parasitic capacitances, sensitivity to these 
capacitors requires a detailed study of the device models and integration technology 
together with a careful system layout. 
The ideal integrator has an infinite dc-gain and no parasitic effects, thus obtaining a phase of 
-π/2 for all the frequencies. The unity-gain frequency is ωt=gm/CI. Nevertheless, a real 
integrator presents a non-zero transconductor output conductance gout and parasitic poles 
and zeros, which distort the transfer function: 
 ( ) 2
1
1
1
DC
s
H s A
s
ω
ω
⎛ ⎞−⎜ ⎟⎝ ⎠= ⎛ ⎞+⎜ ⎟⎝ ⎠
 (2) 
where ADC=gm/gout is the dc-gain and ω1=ωt/ADC=gout/CI is the frequency of the dominant 
pole. The effects of parasitic poles and zeros at frequencies much higher than the frequency 
range of the transconductor can be modelled with a single effective zero ω2: positive ω2 
results in an effective parasitic RHP-zero and negative ω2 in an LHP-zero. 
Non-zero transconductor output conductance gout causes finite dc-gain in real integrators in 
the filter. In addition, parasitic poles and zeros in the integrator transfer function, together 
with finite ADC, generate deviations of the inverter integrator phase response from -π/2, and 
it is well-known that phase error is the main source of misfunctions in filters. In particular, 
phase deviations around ωt can cause significant errors in the filter transfer, depending on 
filter quality factors. The accuracy of the overall frequency response of the filter depends on 
how closely the individual integrators in the filter follow the ideal response. The filter 
remains very close to the ideal one if the integrator phase at its unity-gain frequency ωt is 
equal to its ideal value -π/2; the amount by which the phase at ωt deviates from this 
quantity will be called Δϕ(ωt). 
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 (3) 
Low dc-gain causes a leading phase error, and parasitic high-frequency poles and zeros in 
the integrator create lagging (ω2>0, RHP-zero) or leading (ω2<0, LHP-zero) phase errors. The 
acceptable worst case value of Δϕ(ωt) depends on the specifications for the high-frequency 
response of the overall filter and the poles and quality factor of the transconductor transfer 
function. The integrator phase error can be modelled with a frequency-dependent integrator 
quality factor Qint (Nauta, 1993), concluding that a high and accurate filter quality factor 
puts strong constraints on the integrators phase error, i.e. on Qint. 
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ω ωϕ ωω ω ω≈ Δ = −  (4) 
The filter performance is dominated by the performance of the transconductors, since the 
filter specifications (dynamic range, dissipation and chip area) depend not only on filter 
properties (Q, cut-off frequency, impedance level) but also on transconductor properties 
(ADC, ωt, ω1, ω2, noise behaviour, linearity, area and power consumption). It is therefore 
useful to put effort into the study of a high-performance transconductor that would improve 
all its specifications, in order to obtain a proper design for these VHF filter building blocks. 
3. Fully-balanced pseudo-differential transconductor cell 
In this section, the development of a fully-balanced current-mode integrator based on a 
classical structure is described, which is characterized by low-power, high rejection of 
supply noise and VHF potential application. Fig. 3 shows the conceptual scheme of the Zele-
Smith pseudo-differential integrator (Smith et al., 1996; Zele et al., 1996), a complete fully-
balanced transconductance cell arranged for using a current-mode integrator. 
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Fig. 3. Conceptual scheme of the complete fully-balanced current-mode transconductor. 
To understand the basic operation we analyse the simple first-order model of the proposed 
transconductor, considering each unit cell as a simple transistor, i.e., single common-source 
stages as shown in Fig. 4. Under these conditions, the small-signal analysis gives the 
expression for the differential gain of the integrator (Eq. 5), where gmi is the i-cell 
transconductance and go´ is the sum of output conductances gdsi at the input node. 
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Fig. 4. Small-signal model for the common-source transconductor stage. 
By analysing this expression and considering a first-order approximation, i.e., neglecting the 
gds effects of each transistor, an infinite dc-gain is achieved if perfect matching is obtained 
between gm1 and gm2, so that δgm=gm1-gm2=0. Nevertheless, the effect of the output 
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conductances is not avoidable and the implementation of a negative resistance (δgm<0), 
inherent to this topology, provides the possibility of achieving dc-gain enhancement. Note 
that by making δgm+go´→0, then |ADC|→∞. In practice, mismatching between transistors 
limits the differential gain by up to 55 dB at most. Another equivalent way for analysing this 
improvement is to consider the differential-mode input resistance of the transconductor cell. 
 
1 2
;
' '
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+ −
+ −
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m m o m
A
R in
g g g g
≈ =− +  (5) 
As a result, this scheme shows the basic pseudo-differential structure obtained by 
considering two dual transconductor cells (gm), leading to current integration through input 
capacitance CI. Thanks to the additional negative resistance shown in grey in the same 
figure, dc-gain is increased by providing positive feedback compensation for the signal 
current and boosting the input resistance of the transconductor. 
The approximate common-mode gain, which must be less than unity to guarantee stability 
in closed-loop configurations, is constrained by device ratios to a stable value over all 
frequencies (Eq. 6). Common-mode stability is assured by designing (gm1+gm2)/gm>1. 
Common-mode behaviour analysis can be also carried out by calculating common-mode 
input resistance. 
 
1 2
;
'
mO O
CM
i i m m o
gI I
A
I I g g g
+ −
+ −
+= ≈+ + + ( ) ( )1 2
1
2 ' 2
CM
CM
m m o m
A
R in
g g g g
≈ =+ +  (6) 
The common-mode feedback resulting from the interconnection of the negative resistance 
provides both a naturally high differential gain and low common-mode gain for the 
integrator, improving these limits attached to a real integrator structure. Consequently, the 
basic operation of the transconductor will be best understood by explaining, first, that the 
common-mode control and dc-enhancement circuitry is connected at the input of the circuit 
and then, that the linear V-I conversion mechanism occurs in the output stage.  
The gain of the basic current integrator is independent of the supply voltage to the first-
order approximation. When fully-differential current topologies are used, the small 
remaining supply noise feedthrough is common to both sides of the signal and thus has no 
direct effect, except through random device mismatch. Therefore, the integrator has good 
immunity to supply noise. Device mismatch can be minimized with careful layout and 
specific design techniques to around 0.1-1 %, in many applications (Croon et al., 2002; Otin 
et al., 2004; Otin et al., 2005). 
The use of an integrator based on transconductance cells implemented by using single 
transistors (no internal nodes), results in a proper frequency response because the only 
nodes are at the inputs and at the outputs. To a first-order approximation, no parasitic poles 
or zeros exist in the differential ac-response of the basic integrator circuit. Both differential 
and common-mode gains can be independently set by the different values of gm1 and gm2. 
The ideal integrator function is a result of setting δgm+go´=0 and the phase error at the unity-
gain frequency, ωt=gm/CI, can be calculated by: 
 ( ) 1 1 11 'tan tan tan
2 '
m o m
t
t m m o
g g g
g g g
δω πϕ ω ω δ
− − −⎛ ⎞ ⎛ ⎞⎛ ⎞ +Δ = ≈ = −⎜ ⎟ ⎜ ⎟⎜ ⎟ +⎝ ⎠ ⎝ ⎠ ⎝ ⎠
 (7) 
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To summarize, infinite differential input impedance can be obtained if δgm+go´→0 while 
maximizing the differential dc-gain and minimizing the phase error at ωt, and common-
mode input impedance can be reduced by maximizing the sum of the transconductances 
(gm1+gm2). Consequently, the common-mode rejection ratio (CMRR) is improved. 
Nevertheless, an important concept should be borne in mind: as the dc-gain depends on the 
difference  (go´-|δgm|), the structure can lead to instability if this quantity becomes negative 
(total negative input conductance) due to overcompensation. 
By analysing the small signal model of each common-source stage forming the complete 
transconductor topology (Fig. 4), the need to solve a frequency problem arises: the 
feedforward ac-current path from the gate (input) to the drain (output), through the overlap 
parasitic capacitance Cgd. When considering the stages forming the negative resistance, the 
repercussion of this effect is not important because the contribution to the total behaviour of 
the cell decreases as these capacitances are short-circuited with their respective gmi. 
However, the feedforward current through Cgd in the fully-balanced output-stage gm of the 
transconductor structure generates a transmission zero (gm/Cgd) in the right complex half-
plane. This parasitic RHP-zero modifies the integrator frequency response and creates a 
phase-lag at the unity-gain frequency. Furthermore, the Miller effect, also associated with 
this parasitic capacitor, introduces larger equivalent input capacitance (Cin=Cgs+Cgb ⇒ 
Cin=Cgs+Cgb+(1+A)Cgd) and an additional component to the equivalent output capacitance 
(Cout=Cbd ⇒ Cout=Cbd+(1+A-1)Cgd), where A≈gm/gds. Therefore, the neutralization of this 
effect will involve bandwidth enhancement. 
Many methods have been proposed to minimize the Miller effect: the cascode technique 
(Gray et al., 2001), the inductor shunt peaking technique (Mohan et al., 2000), the capacitive 
compensation technique (Wakimoto et al., 1990; Vadipour, 1993), the distributed 
amplification technique (Ahn et al., 2002) and the active inductor technique (Säckinger et al., 
2000). They all have the advantages of low-voltage compatibility and low area; however, the 
solutions considered in this work will be the use of cascode structures together with the 
capacitive compensation technique. 
Differential systems allow the Cc-cancellation technique, using positive feedback to generate 
negative capacitances, which can cancel the positive ones to yield bandwidth increases. 
These Cc capacitors are the overlap Cgd parasitic capacitances of dummy compensation 
transistors used in a cross-coupled way to neutralize the feedback action of these Miller 
capacitors. The connection is between the output and the opposite sign input, available in a 
balanced configuration. Under these conditions, the RHP-zero is moved to infinity, i.e., the 
cause of phase lag is removed, thus expanding the bandwidth of the transconductor. At the 
same time, compensation capacitor Cc will cancel the Miller effect and a lower input node 
effective capacitance is obtained due to the reduction of the feedforward effect. This 
technique depends on feeding back a current that is precisely the same as the one flowing 
through the Miller capacitance Cgd and, in consequence, the neutralization capacitor must 
match precisely. However, it is remarkable that Cgd is voltage-dependent and compensation 
can only work with small signals. In the case of mismatch between Cgd and Cc, parasitic zero 
is not at infinity and can cause a small phase lag or lead. 
However, this is not the full story of the high frequency behaviour of the transconductor cell 
and there are more frequency limits. Mismatch in common-mode feedback circuits can 
result in unexpected parasitic poles and zeros. In addition, high frequency models of the 
MOS transistor show that gm is not independent of frequency, but has a finite delay gm(s) 
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Fig. 5. Cancellation of transmission zero gm/Cgd and neutralization of the Miller effect:  Cc-
cancellation technique. 
and begins to roll off at very high frequencies. Although the frequency where this roll-off 
begins can be in the GHz range, the phase shift from this effect can become significant at 
much lower frequencies. Since most active filters are very sensitive to small phase changes 
in the integrator response, it is thus important to take this effect into account. 
The first way to minimize these effects is to eliminate the internal nodes or, if this is not 
possible, to design them as low-impedance nodes. This procedure can be carried out by 
considering cascode topologies. Moreover, their use further prevents bandwidth reduction 
generated by transmission zero because one side of Cc is connected to the internal low-
impedance node, i.e., to the low-gain point of the cascode transistor source. 
Therefore, an enhancement of the integrator dc-gain has been obtained with this topology 
by means of the differential negative resistance, increasing the differential input resistance 
of the transconductor and keeping the common-mode gain lower than unity. With regard to 
frequency limit-related problems, transmission zero has been reduced by using Cc-capacitor 
compensation, taking advantage of the pseudo-differential topology. This solution can also 
be improved by considering cascode topologies, giving higher dc-gains in a natural way, 
which will also reduce the frequency drawbacks associated to the internal nodes of other 
topologies by avoiding internal high-impedance nodes in the signal path. 
As a result, a low-voltage transconductor with high linearity, very high operation frequency 
and high power efficiency has been designed where cascode structures should be 
considered to obtain an improvement in the high-frequency behaviour of the basic topology. 
The main advantage of using cascode stages instead of single common-source stages is the 
higher dc-gain while maintaining a good frequency response. Hence, a higher quality factor 
of the integrator is expected due to the higher differential dc-gain (Abidi, 1988). Basic 
cascode circuits require high supply voltages to operate due to the large overhead bias from 
threshold voltages. However, variations of the cascode technique exist which can be used 
with lower voltage supplies. Two options are considered in this work, the so-called high-
swing cascode (HS) stage and the folded cascode (FC) stage (Baker et al., 1998; Sansen et al. 
1999; Sedra et al., 2004). The unit cells replacing the common-source stages previously used 
are shown in Fig. 6. The complete fully-balanced current-mode transconductance cells 
implemented by using these cascode stages are described in the following sections. 
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(a)  (b) 
Fig. 6. Unit transconductance cell: (a) high-swing (HS) and (b) folded cascode (FC) topology. 
3.1 High-swing cascode section: HS topology 
Fig. 7(a) shows the transconductor arranged for using the current-mode integrator described 
in Fig. 3, where the unit cells have been implemented by using high-swing cascode stages 
(Baker et al., 1998; Sansen et al. 1999; Sedra et al., 2004). As illustrated in the corresponding 
HS unit cell (Fig. 6(a)), current sources are also implemented by using high-swing cascode 
elements. The substrate terminals of NMOS transistors are connected to the reference 
voltage as usual, and those of the PMOS transistors are connected to the corresponding 
source node of each transistor. 
The use of high-swing cascode elements offers as high accuracy as using basic cascode 
stages to implement each unit cell of the transconductor but, because of the slightly different 
connection between transistors, needs lower supply voltage and has fewer internal parasitic 
poles, generating nodes between the input and the output, giving a better frequency 
response of the integrator. The main disadvantage of the improved cascode topology is that 
due to biasing constraints, the gate-source voltages must be kept small, resulting in larger 
devices for a bias current level. 
3.2 Folded cascode section: FC topology 
In order to obtain an improvement in biasing flexibility and further reduction of the supply 
voltage in the design of the transconductor cell, we can also take advantage of folded-
cascode sections (Sansen et al. 1999; Sedra et al., 2004). The schematic used to describe the 
complete integrator based on the proposed current-mode pseudo-differential 
transconductor is shown in Fig. 7(b), where the unit cells have been implemented by using 
FC stages illustrated in Fig. 6(b). In this case, current sources are implemented by using 
single elements, both bias sources IBIAS and cascode sources MNSi. The substrate terminals of 
NMOS transistors are connected to the reference voltage as usual, and those of PMOS 
transistors, both those used to implement current sources IBIAS and those implementing 
folded transistors MPFi, are connected to the VCC node. 
The use of folded cascode elements exhibits a substantial improvement in biasing flexibility, 
because of the increased drain-voltage of the transistors, at the cost of additional current 
sources and bias voltages. Another significant benefit of using these stages is that by 
avoiding the biasing constraints associated to the high-swing cascode structure, we obviate 
the need to keep gate-source voltages low, which results in smaller and simpler devices for a 
given bias current level, lower voltage supply and larger unity-gain frequencies. 
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                                 (a)                                                                 (b) 
Fig. 7. Fully-balanced pseudo-differential current-mode cell, based on (a) high-swing 
cascode unit stages: HS transconductor; (b) folded-cascode unit stages:  FC transconductor. 
3.3 General considerations: basic principle 
A similar notation and index-linking have been adopted in both transconductor 
implementations in order to simplify the description of the basic principle and to unify the 
topology analysis. Assuming ideal behaviour for the integrator, the balanced input current 
flows entirely into integration capacitance CI. Diode-connected stages M1,4 adequately bias 
cascode output M3,6, whilst transistors M2,5 provide positive feedback compensation for the 
signal current flowing into M1,4 and boost the input resistance of the integrator. 
Regarding the gain enhancement by means of the negative resistance formed by transistors 
M2,5, this technique is absolutely necessary for Zele-Smith topologies and other voltage-
mode transconductors (Nauta, 1993), in order to obtain reasonably high dc-gain values. 
Theoretically, the dc-gain could be infinity by adjusting the equivalent negative resistance, 
but in practice mismatching limits the dc-gain by about 40 dB in single transistor stages. 
However, the use of cascode topologies leads to a natural enhancement of this parameter 
and differential dc-gain values of up to 55 dB can be reached with identical transistors under 
identical bias conditions by means of a lower mismatching sensitive design. Nevertheless, 
there is a key difference between the HS and the FC cascode structure: 
• The high output resistance is directly guaranteed thanks to the true cascode output 
stage exhibited by the HS transconductor. Therefore, positive feedback compensation is 
not necessary to boost differential resistance or enhance the dc-gain. 
• On the other hand, the output-node for the FC transconductor is not a very high 
impedance node, and the negative resistance proves necessary to obtain real input 
resistance enhancement. In this approach, positive feedback compensation for the signal 
current flowing into M3,6 is essential, boosting the input resistance of the integrator and 
increasing dc-gain. 
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The reason for this difference is that the FC unit cell considered and shown in Fig. 6(b) is a 
pseudo-cascode topology. To obtain similar output impedance to that of the HS approach, 
the MNS current source would have to be implemented by using a cascode current source. 
Nevertheless, even if the HS implementation undergoes an immediate dc-gain/input 
resistance improvement, both topologies require positive feedback compensation (negative 
resistance) to reduce common-mode gain (common-mode input resistance) and stabilize 
common-mode voltages. On the other hand, the use of pseudo-differential structures 
requires careful and efficient control over the common-mode behaviour of the circuit. It is 
worth noting that this structure not only stabilises the common-mode voltage, but also 
rejects common-mode signals by means of partial positive feedback. This idea has already 
been used for high-frequency transconductors in (Nauta, 1993) and for a class of current-
mode filters (Smith et al., 1996; Zele et al., 1996). 
Thus, considering this topology implemented by using cascode stages, dc-gains of about    
55 dB and CMRR of 60 dB can be obtained with inherent stability of common-mode 
voltages. Note that the propagation of common-mode (CM) signals in balanced circuits can 
cause instability and distortion. Further, current consumption, linearity and 
transconductance value are strongly dependent on the CM input signals. Additional 
techniques can be used in the proposed topology if a greater CMRR is needed, such as 
feedforward cancellation of the input CM signal. Balanced transconductors with high-input 
common-mode rejection that are capable of operating with low-voltage supplies are 
obtained by using an additional transconductor that is only sensitive to CM signals 
(Baschirotto et al., 1994; Wyszynski et al., 1994). Considering this technique, CMRR values 
up to 70 dB could be obtained. 
4. High frequency response 
In this section, the bandwidth of the transconductor will be analysed. Note that if single 
transistor stages and unrealistic simplified models are used in the proposed topology 
(Fig.3), the bandwidth could be infinite owing to the absence of internal nodes influencing 
the transfer function of the integrator. A more complete model of the MOS transistor does 
predict a finite bandwidth due to the second-order frequency effects such as the 
transmission zero associated to overlap parasitic capacitance Cgd, frequency dependence of 
the transconductance gm(s) and mismatch in common-mode feedback circuits. A closer 
explanation of MOS behaviour at high-frequencies (splitting it into an intrinsic and an 
extrinsic part) is required before starting the study of the complete integrator. Taking into 
account a non-quasistatic model (Tsividis, 1996), the high-frequency behaviour of the 
current mode integrator will be calculated. 
When analysing transconductor bandwidth, several general factors must be considered: 
• The output of the complete transconductor may be assumed to be short-circuited for ac-
signals when calculating the frequency response of the integrator. 
• In all the equations: gm is the transconductance, gds the output conductance, gmb the 
bulk-transconductance and Cgd, Cgs, Cds, Cbs and Cbd the parasitic capacitances. 
• All the unit cells are designed to seek perfect matching between them. Therefore, all 
similar transistors have the same properties except for transconductance gm of the N-
transistor processing the signal (MN transistor in both unit cells shown in Fig. 6). In this 
way, considering the notation and index-linking previously used in Fig. 3: 
gm(N1)=ANgm(N); gm(N2)=APgm(N); gm(N3)=gm(N). Consequently, δgm=(AN-AP)gm 
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represents the difference between M1 and M2, or, M4 and M5 due to the difference in 
dimensions and bias currents of N-transistors, which gives rise to the negative 
resistance that enhances the dc-gain of the system. 
• Total integration capacitance CI comprises not only the external capacitance, but also 
the contribution of parasitic capacitors (CI=Cext+Cp). Intrinsic capacitance Cgs is the 
main contribution of these parasitic capacitances Cp and consideration of it as a great 
percentage of total integration capacitance acquires great significance. 
• External capacitor Cext can be implemented by using double-poly, metal-metal or MOS 
capacitors, depending on the technological process. 
• Current source is modelled with a Norton equivalent circuit, where Gs and Cs are the 
admittance and capacitance components. The external capacitance Cext connected to the 
transconductor input is in parallel with Cs. For purposes of simplicity, from now on, Cs 
will include the equivalent capacitance of the current source and the external 
capacitance (Cs≡Cs+Cext). Therefore, total integration capacitance can be expressed as: 
CI=Cs+Cp, including parasitic effects, the external capacitance and the equivalent-model 
of the non-ideal current source. 
Firstly, a model for the V-I conversion of the unit cell is derived, in both implementations to 
show the calculation process of the bandwidth of the complete transconductance cell. 
4.1 High-frequency model of the HS unit cell 
The following circuit represents the high frequency model for the HS unit cell previously 
shown in Fig. 6(a), where X(N) denote the parameters associated to the MN-transistor, 
X(NC) those associated to the cascode transistor, X(P) those associated to current sources 
IBIAS and X(PC) those associated to the cascode current sources as shown in Fig. 6(a).      
Table 1 summarizes the parameters associated to the impedances shown in the small-signal 
equivalent circuit. The rest of the elements: gm(N), gds(N), gds(NC), gds(PC), gm(PC), Cgd(N) 
and Cds(NC) directly represent the parameters of the respective transistor. 
 
Cin(N)
vin
Cgd(N)
gm(N)vin
C(X)
gds(N)
gM(NC)vx
gds(NC)
Cds(NC)
Cout
iout
gds(PC)C
gm(PC)vy
g(P)C(P)
vY
vX
 
Fig. 8. Equivalent high-frequency circuit for the HS unit cell. 
 
( ) ( ) ( )M m mbg NC g NC g NC= + ( ) ( )dsg P g P=  
( ) ( ) ( )in gs gbC N C N C N= +  ( ) ( ) ( ) ( ) ( )ds bd gs bsC x C N C N C NC C NC= + + +  
( ) ( )ds bdC C PC C PC= +  ( ) ( ) ( )out gb bd gdC C NC C NC C PC= + +  
( ) ( ) ( ) ( ) ( ) ( )gd ds bd gb gsC P C P C P C P C PC C PC= + + + +  
Table 1. Small-signal parameters for the HS unit cell. 
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4.2 High-frequency model of the FC unit cell 
The following circuit represents the high frequency model for the FC unit cell previously 
shown in Fig. 6(b), where X(N) are the parameters associated to the MN-transistor, X(PF) 
those associated to the folded transistor, X(P) those associated to the current sources IBIAS 
and X(NS) those associated to the current source of the folded transistor, which is 
implemented with a single NMOS transistor as previously illustrated. 
 
Cin(N)
vin
Cgd(N)
gm(N)vin
C
g
vx
gMP(PF)vx
gds(PF)
Cds(PF)
Cout
gout
iout
 
Fig. 9. Equivalent high-frequency circuit for the FC unit cell. 
Table 2 summarizes the parameters associated to the impedances shown in the small-signal 
equivalent circuit. The rest of the elements: gm(N), gds(PF), Cgd(N) and Cds(PF) directly 
represent the parameters of the respective transistor. 
 
( ) 2 ( )ds dsg g N g P= +  ( ) ( ) ( )in gs gbC N C N C N= +  
( )out dsg g NS=  ( ) ( ) 2 ( ) 2 ( ) 2 ( ) ( ) ( )ds bd gd ds bd gs bsC C N C N C P C P C P C PF C PF= + + + + + +  
( ) ( ) ( )MP m mbg PF g PF g PF= + ( ) ( ) ( ) ( ) ( )out gd bd gd ds bdC C PF C PF C NS C NS C NS= + + + +  
Table 2. Small-signal parameters for the FC unit cell. 
Great similarity is obtained in the description of both unit cells. Even the FC capacitive 
parameter C will be equivalent to C+C(x) in the HS description. This parallelism will also 
appear in the complete transconductor analysis. 
4.3 High-frequency model of the complete transconductance cell 
Under these conditions, the differential gain of the proposed transconductor cell (in both 
implementations) can be calculated by: 
 ( ) ( )( ) ( )( )( )
0 1 0
2
1 2 1 2
s s s s s s
H s k K
s x s x s sδ δ
− + −= ≈+ + + +  (8) 
where: 
 1 2
0
;DC
A
K
s
δ δ−= 1 2; ;x xβ αγ γ= =
2
1 2 1 1
1
;
x
x
x
α β βδ δ δβ γ γ= = = − ≈ =  (9) 
Denominator factorization of Eq.(8) leads to obtain two parasitic poles, -δ1 and -δ2, but only 
if the approximation (α⋅γ/β2)<<1 is verified. Furthermore, parasitic zero -s1 must be 
negligible in the frequency range of interest. Both considerations will be demonstrated, 
either in the HS or in the FC approach (s1>>s and s1>>s0: s1(HS)=1600·s0=1100 GHz, 
s1(FC)=30·s0=1900 GHz). 
Due to the use of a pseudo-differential structure, a careful study of the common-mode 
behaviour is mandatory. Thanks to the topology proposed, the common-mode voltage is 
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stabilized by means of partial positive feedback as previously explained. Under these 
assumptions: 
 
( )( ) ( )0 1 0
2 2
1 2 1 2
( )CM CM CM
s s s s s s
A s k K
s y s y s y s y
− + −= ≈+ + + +  (10) 
 2
0
;CMCM
A y
K
s
−= 1 2;CM CM
CM CM
y y
β α
γ γ= =  (11) 
Eq.(10) once more shows the need to neglect parasitic zero -s1, leading to the same 
consideration as in the differential gain equation. In this analysis, denominator factorization 
is more difficult to accomplish. However, the approximate equations are easily derived and, 
making use of the figures obtained in each particular design, the possibility of using the 
approximate common-mode transfer function will be analysed. Therefore, if 
(αCM⋅γCM/βCM2)<<1 is verified, the common-mode gain can be expressed as: 
 ( ) ( )( )( )
0
1 2
CM CM
s s
A s K
s sξ ξ
−= + +  (12) 
 21 2 1 1
1
;CM CM CM
CM CM CM
y
y
y
α β βξ ξ ξβ γ γ= = = − ≈ =  (13) 
Both transfer functions are characterized by two parasitic poles and one RHP-zero; the 
differential-mode by -δ1, -δ2, and s0; and the common-mode by -ξ1, -ξ2, and s0 (zero s0 is the 
same in both transfer functions)1. Consequently, in order to obtain a transconductor design 
that is compatible with all the requirements of the active Gm-C filter implementation, a 
proper analysis and characterization of these parasitic elements becomes a top-priority 
challenge. From this study, their origin and frequency location may lead to some design 
considerations to improve the integrator frequency response. 
Differential dc-gain, common-mode dc-gain, s0 and s1 are summarized in table 3 for both 
implementations. The parasitic poles can be calculated by using α, β, γ, αCM, βCM, γCM, as 
shown in Eqs.(9) and (13). As the resulting relations are very complicated, it is necessary to 
look for the dominant terms and obtain approximate expressions to draw conclusions. They 
can be simplified to analyse and understand the behaviour of the transconductance cell and 
its frequency limits that are associated to second order effects, which differentiate between 
the frequency behaviour of the proposed topology and the expected ideal response. 
4.4 HS transconductance cell frequency response 
Considering the previous study of the HS unit cell, a detailed analysis of the frequency 
response of the complete HS integrator is carried out. The dominant terms of these 
expressions are subsequently obtained in this section. In order to simplify the notation, the 
small-signal parameters are redefined in table 4. 
                                                 
1 According to stable systems, negative poles -δ1, -δ2, -ξ1 and -ξ2 have been obtained in the 
transfer functions for both implementations. For purposes of simplicity, when referring to 
these poles, their associated frequency (δ1, δ2, ξ1, ξ2) will be the considered magnitude. 
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 HS transconductor FC transconductor 
S0 0
( )
( )
m
gd
g N
s
C N
=  0 ( )( )
m
gd
g N
s
C N
=  
S1 1
( ) ( )
( )
M ds
ds
g NC g NC
s
C NC
+=  1 ( ) ( )( )
MP ds
ds
g PF g PF
s
C PF
+=  
ADC 
( )( ) ( ) ( )m M ds
DC
g N g NC g NC
A α
+=  ( )( ) ( ) ( )m MP dsDC g N g PF g PFA α
+=  
ACM 
( )( ) ( ) ( )m M ds
CM
CM
g N g NC g NC
A α
− += ( )( ) ( ) ( )m MP dsCM
CM
g N g PF g PF
A α
− +=  
Table 3. Summary of the high-frequency parameters. 
 
( ) ( ) ( )ds M dsG g N g NC g NC= + +  
2 ( ) 2 ( ) 2 ( ) ( ) ( ) ( )IN s in out s gs gb gb bd gdC C C N C C C N C N C NC C NC C PC= + + = + + + + +  
( ) ( ) ( ) ( ) ( ) ( )out in gs gb gb bd gdC C C N C N C N C NC C NC C PCβ = + = + + + +  
Table 4. Impedance parameters for the HS integrator. 
By analysing in detail the small-signal equivalent model for the complete HS integrator, the 
value of total integration capacitance CI can be calculated by Eq.(14). This definition will 
lead to a simplification of the parasitic pole expressions. 
 3 ( ) 2I IN s in outC C C C C N Cβ= + = + +  (14) 
Firstly, the differential and common-mode gain can be expressed as follows: 
 ( ) ( )
1
2 ( ) ( )
( ) ( ) ( )
ds ds
DC N P
m M ds
g NC g N
A A A
g N g NC g NC
−⎡ ⎤≈ − +⎢ ⎥+⎢ ⎥⎣ ⎦
 (15) 
 ( ) ( )
1
2 ( ) ( ) 1
( ) ( ) ( )
ds ds
CM N P
m M ds N P
g NC g N
A A A
g N g NC g NC A A
−⎡ ⎤ −≈ − + − ≈⎢ ⎥+ +⎢ ⎥⎣ ⎦
 (16) 
In these expressions, the differential negative resistance obtained by the partial positive 
feedback compensation is shown by means of the difference δgm=(AN-AP)gm(N). The 
existence of this negative resistance allows the differential dc-gain to be enhanced. Parasitic 
poles δ1 and δ2 can be calculated by means of ratios between α, β and γ. Final expressions are 
summarized in table 6. The origin of second order effects can be better understood by 
focusing on their dependence. 
 ( )( )( )( ) ( ) ( ) 2 ( ) ( ) 2 ( ) ( )N P m M ds ds ds ds dsA A g N g NC g NC g NC g N g NC g Nα ≈ − + + ≈  (17) 
 ( )3 ( ) 2s in out IG C C N C G Cβ ≈ + + =  (18) 
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where considering the dominant term in the transconductance G, the expression can be 
written as: 
 ( )( ) ( ) ( ) ( )ds M ds I M Ig N g NC g NC C g NC Cβ ≈ + + ≈  (19) 
Therefore, the parasitic pole δ1 can be expressed as: 
 ( )1
2 ( ) ( )ds ds
M I
g NC g N
g NC C
αδ β= ≈  (20) 
Following the same process for the other pole δ2, we obtain: 
 ( )( ) ( ) ( ) ( ) ( )I gd ds I I gsC C N C NC C x C C x C C NCγ ≈ + + ≈ ≈  (21) 
 2
( ) ( ) ( ) ( )
( ) ( ) ( ) ( ) ( ) ( )
ds M ds M
ds bd gs bs gs
g N g NC g NC g NCG
C X C N C N C NC C NC C NC
βδ γ
+ += ≈ = ≈+ + +  (22) 
Similar results can be obtained for the common-mode frequency response: 
 ( )( )( ) ( )( ) ( ) ( ) ( ) ( )CM N P m M ds N P m MA A g N g NC g NC A A g N g NCα ≈ + + ≈ +  (23) 
 ( ) ;CM M Ig NC Cβ β≈ ≈ ( )CM I gsC C NCγ γ≈ ≈  (24) 
1
( ) ( ) ( ) ( ) ( )
;N P m M N P mCM
CM I I
A A g N g NC A A g N
G C C
αξ β
+ += ≈ ≈ 2 2 ( )( ) ( )
MCM
CM gs
g NCG
C X C NC
βξ δγ= ≈ ≈ ≈ (25) 
4.5 FC transconductance cell frequency response 
Considering the previous study of the FC unit cell, a detailed analysis of the frequency 
response of the complete FC integrator is carried out. The dominant terms of these 
expressions are obtained in this section. In order to simplify the notation, two small-signal 
parameters are redefined in table 5. 
 
2I s outG G g= +  
3 ( ) 2 3 ( ) 3 ( ) 2 ( )
2 ( ) 2 ( ) 2 ( ) 2 ( )
I s in out s gs gb gd
bd gd ds bd
C C C N C C C N C N C PF
C PF C NS C NS C NS
= + + = + + +
+ + + +  
Table 5. Impedance parameters for the FC integrator. 
In accordance with the analysis of the small-signal equivalent model for the complete FC 
integrator, parameter CI, defined in table 5, directly represents the total integration 
capacitance, the expression of which is the same as in the HS integrator. Therefore, the total 
integrator capacitance of both integrator implementations can be calculated by Eq.(26). 
 3 ( ) 2I s in outC C C N C= + +  (26) 
For the FC integrator, the differential and common-mode gain can be expressed as follows: 
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 ( ) ( )( ) ( )
1 1
2 ( ) ( ) 2 ( ) 2 ( )
( ) ( ) ( ) ( )
ds MP ds ds
DC N P N P
m MP ds m
g NS g PF g P g NS
A A A A A
g N g PF g PF g N
− −⎡ ⎤+ ⎡ ⎤≈ − + ≈ − +⎢ ⎥ ⎢ ⎥+⎢ ⎥ ⎣ ⎦⎣ ⎦
 (27) 
 ( )
1
2 ( ) 1
( )
ds
CM N P
m N P
g NS
A A A
g N A A
−⎡ ⎤ −≈ − + + ≈⎢ ⎥ +⎣ ⎦
 (28) 
In these expressions, the negative resistance obtained by the partial positive feedback 
compensation is shown again by means of the difference δgm=(AN-AP)gm(N). Parasitic poles, 
δ1 and δ2, are obtained by means of ratios among α, β and γ, as in the HS implementation. 
The final expressions are summarized in table 6. Consequently, parasitic poles δ1 and δ2 can 
be expressed as: 
 
( )( )( ) ( )
( )
( ) ( ) ( ) 2 ( ) ( ) 2 ( )
2 ( ) ( ) 2 ( )
N P m MP ds ds MP ds
ds MP ds
A A g N g PF g PF g NS g PF g P
g NS g PF g P
α ≈ − + + + ≈
≈ +  (29) 
 ( ) ( )( ) ( ) ( ) 2 ( )ds MP I MP ds Ig g PF g PF C g PF g P Cβ ≈ + + ≈ +  (30) 
 1
2 ( )ds
I
g NS
C
αδ β= ≈  (31) 
 
( )
( )
( ) ( )
2 ( ) 2 ( ) ( ) ( ) 2 ( )
I ds gd I
I gd ds gs bs I gd
C C PF C N C C C
C C P C P C PF C PF C C P
γ ≈ + + ≈ ≈
≈ + + + ≈  (32) 
 2
( ) 2 ( ) ( ) 2 ( )
2 ( ) 2 ( ) ( ) ( ) 2 ( )
MP ds MP ds
gd ds gs bs gd
g PF g P g PF g P
C P C P C PF C PF C P
βδ γ
+ += ≈ ≈+ + +  (33) 
Similar results can be obtained for the common-mode frequency response: 
 
( )( )( ) ( )
( ) ( )
( ) ( ) ( ) 2 ( ) ( ) 2 ( )
( ) ( ) ( )
CM N P m MP ds ds MP ds
N P m MP ds
A A g N g PF g PF g NS g PF g P
A A g N g PF g PF
α ≈ + + + + ≈
≈ + +  (34) 
 ( )( ) 2 ( ) ;CM MP ds Ig PF g P Cβ β≈ ≈ + 2 ( )CM I gdC C Pγ γ≈ ≈  (35) 
 1
( ) ( )
;N P mCM
CM I
A A g N
C
αξ β
+= ≈ 2 2 ( ) 2 ( )2 ( )
MP dsCM
CM gd
g PF g P
C P
βξ δγ
+= ≈ ≈  (36) 
4.6 Comments and discussion 
A full analysis has been developed in previous sections in order to draw some design 
strategies and implement a competitive and robust transconductor cell. Great similarity was 
found between the two topologies, as reflected in table 6. 
The first conclusion regards total integration capacitance, CI, which has the same definition 
in both implementations: CI=Cs+3Cin(N)+2Cout (Eq. 26), where Cs represents the equivalent 
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 S0 S1 δ1 δ2 ξ1 ξ2 
HS 
( )
( )
m
gd
g N
C N
 
( ) ( )
( )
M ds
ds
g NC g NC
C NC
+
 
( )
2 ( ) ( )
ds ds
M I
g NC g N
g NC C
 
( )
( )
M
gs
g NC
C NC
 
( ) (N P m
I
A A g
C
+
 
( )
( )
M
gs
g NC
C NC
 
FC 
( )
( )
m
gd
g N
C N
 
( ) ( )
( )
MP ds
ds
g PF g PF
C PF
+ 2 ( )ds
I
g NS
C
 
( ) 2 ( )
2 ( )
MP ds
gd
g PF g P
C P
+
 
( ) ( )
N P m
I
A A g N
C
+
 
( ) 2 ( )
2 ( )
MP ds
gd
g PF g P
C P
+
 
Table 6. Parasitic poles and zeros for the integrator topology. 
parallel capacitance between the external capacitance and the Norton capacitance of the 
input current source. This definition can easily be obtained by taking two different ideas 
into account. Considering the proposed integrator topology (Fig. 3), the expected integration 
capacitance will be the external capacitance in addition to the contribution of parasitic 
capacitors to the input node. For example, looking at the positive branch (the upper one) in 
this figure, there are three transconductor cell inputs (gm(1+), gm(2+) and gm(-)) and two 
outputs (gm(1+), gm(2-)) connected to the integrator input and contributing to CI. Each unit 
cell forming the complete integrator has been studied in detail and their corresponding 
models obtained (tables 1 and 2). From this analysis, Cin(N) and Cout are the equivalent input 
and output capacitance respectively for each unit cell; which, combined with the previous 
consideration, leads directly to the definition obtained for CI. 
The low-impedance internal node strategy combined with the use of a negative resistance to 
enhance the differential dc-gain of the system, while increasing the differential input 
resistance and reducing the phase error, suggested the use of cascode topologies to us, also 
taking advantage of their inherent transmission zero reduction. The differential dc-gain 
obtained in both structures, shown in Eq.(15) and (27) respectively, reflects the existence of 
this positive feedback compensation, making the ideal infinite dc-gain of the integrator 
possible. Regarding the common-mode behaviour of the circuit, both implementations are 
described with the same expression complying with the stability requirement |ACM|<1: 
ACM ~ -1/(AN+AP) ~ -1/2. 
Variations on the negative resistance value are equivalent to considering a mismatching 
between MN(1) and MN(2), which generates a difference between the drain currents of these 
transistors. Furthermore, the same effect can also be achieved by modifying bias currents 
IBIAS in these two branches of the circuit. In consequence, the tuning of the value of this 
negative resistance allows for correction in process deviations and mismatching between the 
transistors MN that process the signal. 
Finally, cascode stages introduce two dominant parasitic poles and a dominant zero as 
shown in Eq.(8), which stem from parasitic capacitances mainly associated with the source 
nodes of cascode transistors. In consequence, an excess phase shift Δϕ(ωt) takes place at 
unity-gain frequency (Eq. 37). Theoretically, by using the minimum length for cascode 
transistors and minimizing source and drain diffusion areas, the parasitic poles and zero can 
be located further away from the unity-gain frequency. This consideration will also 
minimize distributed-channel effects, which cannot be ignored at high frequencies (Tsividis, 
1999). However, the minimum channel length is conditioned by the required transistor 
matching (Pelgrom et al., 1989). 
 ( ) 1 1 1
1 2 0
tan tan tan
2
t t t
t
s
ω ω ωπϕ ω δ δ
− − − ⎛ ⎞⎛ ⎞ ⎛ ⎞Δ ≈ − − − ⎜ ⎟⎜ ⎟ ⎜ ⎟⎝ ⎠ ⎝ ⎠ ⎝ ⎠
 (37) 
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These general considerations reflect the benefits of the topology and its frequency limits. 
Nevertheless, both integrators have been implemented, and the real values drawn from 
these designs allow a better study of the frequencies related to parasitic effects to be carried 
out and a comparison to be made between both topologies. 
Second-order frequency dependence. The previous study for the frequency behaviour of 
the integrator was summarized in Eq.(8), and, taking into account the definition for the 
integrator quality factor (Eq. 4), the general relation in both approximations can be reported 
as: 
 
int
( ) ( )´ ( )1
( ) ( )
gd pm o m
m I I m
C N C Cg g g N
Q g N C C g C
δ += − −  (38) 
 
where go´ is the sum of output conductances at the input node, CI is the total integration 
capacitance, gm(C) is the transconductance of the cascode element (gm(NC) and gm(PF) for 
the HS and FC approach respectively), and Cp(C) the parasitic capacitance at the low-
impedance node associated to the cascode structures (node X in Figs. 8 and 9). 
The second-order frequency dependence can be analysed when considering the MN 
transistor mismatch AN-AP=δgm/gm and including the frequency dependence for their 
transconductance gm(s) (Eq. 39) in the transfer function (Smith et al., 1996; Zele et al., 1996). 
In this way, the non-quasistatic model for the MOS transistor, required for operation at very 
high frequencies, is included. 
 
( )( ) 2
( ) ;
1 5 ( )
gsm
m
m
C Ng N
g s
s g N
ττ= =+  (39) 
By simplifying the result obtained to draw some conclusions, the frequency behaviour of the 
integrator is described (Eq. 40) reflecting the effect of these additional second-order 
dependencies. 
 
2
int
3 ( ) ( ) ( )´ ( )1
( ) ( ) 7 ( )
gs gd po m m
m m I I I m
C N C N C Cg g g N
Q g N g N C C C g C
δ⎛ ⎞= + − − −⎜ ⎟⎝ ⎠  (40) 
From this study, a set of parasitic poles and zeros appear at frequencies higher than 15 GHz 
in the proposed designs, the effect of which is considered negligible in a first-order 
approximation. 
5. Noise 
In general, the range of signals that can be accurately driven by electronic devices is limited. 
For low-signals, electrical noise restricts the minimum amplitude that can be processed. 
Noise is considered as all the unwanted electrical signals generated within the device or 
externally and coupled to the output of the system. These signals appear in the system 
whether input signals are applied or not. Noise signals interfere with the incoming signal 
and make it impossible to detect with sufficient quality the signals presenting an amplitude 
comparable to the noise level. Moreover, signals below this level are almost impossible to 
detect. So, noise in the system represents the lowest level for the incoming signal (Silva-
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Martínez et al., 2003). The origins of noise can be classified as intrinsic and extrinsic 
transistor noise sources, following a similar notation to that used for the parasitic elements 
of the MOS transistor. There are two dominant intrinsic noise sources in CMOS transistors: 
channel thermal noise and 1/f or flicker noise. Extrinsic noise is mainly due to the signals 
produced by the surrounding circuitry and coupled to the device or to the system. The only 
noise considered in this work is noise generated by the transistor. 
The noise of a Gm-C filter is caused by the noise output currents of the transconductors and 
the mean square noise currents are generally proportional to the corresponding 
transconductance. Considering the model of a noisy transconductor, the output mean 
square noise current over a certain frequency interval df is given by: 
 2 4n mi k T NF g df=  (41) 
where k is the Boltzmann constant, T the absolute temperature and NF a noise factor 
determined by the electronic design of the transconductor. NF=1 corresponds to a 
transconductor output noise current equal to the thermal noise current of a resistor of value 
R=1/gm. 
 
Vin
gm
Io
in2
noise free transconductor
 
Fig. 10. Transconductor noise model. 
To investigate the latter effect in the frequency design of VHF filters, calculating the noise 
factor and its frequency dependence becomes necessary in both HS and FC transconductor 
implementations, because filter noise behaviour not only depend on the filter parameters 
but also on the transconductor noise behaviour. Therefore, the NF-factor appears as a useful 
quantity to translate the transconductor noise properties to the filter noise properties and, 
likewise, the properties of each unit cell to the complete transconductor implementation. In 
consequence, transconductor output noise is determined by the noise properties of the unit 
cell and by the properties of the transconductor topology. 
The transconductor topology analysed is the balanced structure shown in Fig. 3. First, the 
noise behaviour of each single unit cell is calculated (HHS(s) and HFC(s)) and then the noise 
factor of the complete transconductor in both implementations, FHS(s) and FFC(s). 
5.1 Noise model for the unit cell 
For high and very-high frequencies, the 1/f or flicker noise can be neglected. Assuming only 
thermal noise, the drain-current noise of a single transistor can be written as: 
 2 4n mi k T c g df=  (42) 
where k is the Boltzmann constant, T the absolute temperature, gm the small-signal 
transconductance of the transistor, and df the frequency interval over which the noise is 
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measured. The constant c value is 2.5 for a short-channel transistor working in the saturation 
region2 (Tsividis, 1999). The noise output current of the HS unit cell (Fig. 6(a)) is: 
 ( )2 4n HSi HS k T H df=  (43) 
where: 
( ) ( )2 21 ( ) ( ) ( ) ( ) 1 ( ) ( ) ( ) ( )HS m m m mH c PC g PC c P g P c NC g NC c N g Nα α β β= − + + − +  (44) 
 
( ) ( )
;
( ) ( ) ( )
m ds
m ds ds
g PC g PC
g PC g PC g P
α += + +
( ) ( )
( ) ( ) ( )
m ds
m ds ds
g NC g NC
g NC g NC g N
β += + +  (45) 
For the FC approach, the noise output current of the unit cell (Fig. 6(b)) can be written as: 
 ( )2 4n FCi FC k T H df=  (46) 
where: 
 ( )21 ( ) ( ) 2 ( ) ( ) ( ) ( ) ( ) ( )FC m m m mH c PF g PF c P g P c NS g NS c N g Nα α α= − + + +  (47) 
 
( ) ( )
( ) ( ) 2 ( ) ( )
m ds
m ds ds ds
g PF g PF
g PF g PF g P g N
α += + + +  (48) 
As a result, certain conclusions can be drawn from this study. The main noise sources in 
both topologies are transistors MN processing the signal and bias current sources, to which 
the main contribution applies. The FC unit cell presents a noise factor 2.5 times higher than 
the HS topology, which is due to the additional current sources required in this topology. 
5.2 Noise model for the complete transconductor cell 
The noise factor of the complete transconductor can be calculated using the model obtained 
for the unit cells (Nauta, 1993), or by calculating the complete noise model of the proposed 
transconductance cell from the start. We use this second option to obtain a more accurate 
result, modelling the output noise currents of the transistors with noise current sources in 
parallel with the outputs as in the previous section. The two noise output currents of the 
differential transconductor are 2,n plusi and 
2
,minusni . Following a similar process as in the noise 
study on the unit cells, the noise output current of the complete HS transconductor can be 
written as: 
 2 2, ,minus( ) ( ) 4n plus n HSi HS i HS k T F df= =  (49) 
                                                 
2 The constant c, which models transistor noise behaviour, depends on both its operation 
region and its dimensions. A theoretical derivation for the transistor working in the linear 
region leads to 1<c<2; however, c=2/3 for a long-channel device and c=2.5 for a short-
channel device are obtained in the saturation region (Tsividis, 1999). 
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where: 
 ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )HS HS HS HS HSF c PC F PC c P F P c NC F NC c N F N= + + +  (50) 
 
2
1 2
2
3 2
( ) [ ( 2) ( ) ( ( ) ( ))
2 ( ) ( ) 2 ( ) ( ) ] ( )
HS N P m m ds
ds ds ds ds m
F PC x A A g N g NC g NC x
g P g PC x g N g NC x g PC
= + − ⋅ + ⋅ +
+ +  (51) 
 
2
( ) ( )( )
( ) ( )
( ) ( )
m dsHS
HS m
m ds
g PC g PCF PC
F P g P
g PC g P
⎛ ⎞+= ⎜ ⎟⎝ ⎠
 (52) 
( )( ) 22 2
2
( ) ( ) ( ) ( ) ( ) ( )
( ) ( ) ( )m m ds m ds dsHS ds m
x g N g NC g NC g NC g NC g N
F NC g N x g NCα
⎛ ⎞+ + −= +⎜ ⎟⎜ ⎟⎝ ⎠
 (53) 
( ) ( ) ( )
22 2
22 2
22
( ) ( ) ( )
( ) 1 ( ) ( ) ( )m ds N P mHS m ds m
x g NC g NC A A g N
F N x g NC g NC g Nα
⎛ ⎞+ +⎜ ⎟= + +⎜ ⎟⎝ ⎠
 (54) 
 31
( )
;ds
g P x
x α= 2
1
;
( ) ( ) ( )ds m ds
x
g N g NC g NC
= + + 3
1
( ) ( ) ( )ds m ds
x
g P g PC g PC
= + +  (55) 
 ( )2 3( ( ) ( )) ( ) ( ) 2 ( ) 2 ( ) 2 ( ) ( )m ds N P m ds ds ds dsx g NC g NC A A g N g NC g NC g P g PC xα = + + − + +  (56) 
The noise output current of the complete transconductor implemented with FC unit cells 
can be written as: 
 2 2, ,minus( ) ( ) 4n plus n FCi FC i FC k T F df= =  (57) 
where: 
 ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )FC FC FC FC FCF c PF F PF c P F P c NS F NS c N F N= + + +  (58) 
 
2
2 (1 )
( ) 1 ( ) ;FC mF PF g PF
α αα χ
⎛ ⎞−= − −⎜ ⎟⎝ ⎠
2
2 2( ) 2 1 ( )FC mF P g P
αα χ
⎛ ⎞= −⎜ ⎟⎝ ⎠  (59) 
 
2
2
( ) 1 ( );FC mF NS g NS
α
χ
⎛ ⎞= −⎜ ⎟⎝ ⎠
2
2
2
( ) 1 ( ) ( )FC N P mF N A A g N
α αχ
⎛ ⎞= + +⎜ ⎟⎝ ⎠
 (60) 
( ) ( )
;
( ) ( ) 2 ( ) ( )
m ds
m ds ds ds
g PF g PF
g PF g PF g P g N
α += + + +
( ) ( )
2(1 ) 2 ( )
( ) ( )
ds ds
N P
m m
g PF g NS
A A
g N g N
χ α α= − + + + (61) 
From this study, the major noise contributions are those due to NMOS transistors in the 
signal path, MN, representing almost the total contribution for the FC implementation. The 
contribution of the bias current sources, which was relevant in the noise analysis of the unit 
cells, becomes negligible when implementing the complete fully-balanced current-mode 
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topology. A significant benefit of this structure is that the previous noise-related difference 
existing between the two unit cells disappears in the complete transconductor, with the 
same value being obtained mostly for FHS and FFC. Another important conclusion is that the 
output noise current is independent of the value of the negative resistance δgm, inherent 
characteristic of the topology. 
Hence, the noise is dominated by the MN transistors involved in the V to I conversion, with 
similar noise contributions being achieved for both transconductor implementations. The 
post-layout simulation results corroborate this idea, with a total input-referred noise of 11 
nArms being obtained for the HS topology and 8 nArms for the FC approach. This is a very 
important design conclusion and requires be further considered in the design of high-
performance filters. 
6. Distortion 
The ability to handle large signals with minimum distortion is an important consideration in 
most linear applications. In this section, the large signal characteristics of the current mode 
integrator for differential inputs are analysed using first-order square-law MOSFET models, 
which can provide a sufficiently accurate description of the large signal behaviour for 
design purposes. The proposed transconductor topology (Fig. 3) has been implemented by 
using two different cascode architectures: the HS and the FC approach. Transconductor V-I 
conversion is obtained in the output stage gm, and a negative resistance, shown in grey in 
the same figure, is connected at the input in order to improve the topology characteristics. 
A theoretical distortion analysis including all the non-linearities would be too complex and 
provides no practical benefit. Consequently, a separate study of each factor affecting 
linearity has been developed to obtain simple and efficient design strategies. There are two 
main contributions to transconductor distortion, the first one will be non-linearities in V to I 
conversion, and the second non-linearities in the negative resistance. Each effect is analysed 
separately. The effects of capacitor non-linearities are not taken into account here. 
6.1 Non-linearities in V-I conversion 
For this study, only the output stage will be considered, i.e., the transconductor cell without 
the negative resistance. This differential structure will present good linearity in V-I 
conversion if both paths are perfectly matched. Using a simple model of the MOS transistor, 
the drain currents of the N- and P-channel MOS transistor in strong inversion can be written 
as: 
 ( )2 ;dn n gsn tnI V Vβ= − ( )2dp p gsp tpI V V withβ= − ;2n ox nn n
C W
L
μβ ′=
2
p ox p
p
p
C W
L
μβ ′=  (62) 
Considering VIN+=VC+vin/2, VIN
−=VC-vin/2 and vin the differential input voltage of the 
transconductor cell, the differential output current can be written as: 
 2 ( )out out out BIAS n inI i i I N vβ+ −= − =  (63) 
where IBIAS is the bias current per branch and βn(N) the factor associated to the MN transistor 
in both implementations. The same result has been obtained with the two possible 
transconductor structures, the HS and the FC topologies, leading to the same distortion 
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analysis in both situations. This equation is valid as long as the transistors operate in strong 
inversion and saturation, and show that the differential voltage to current conversion of the 
transconductor is perfectly linear, making use of the square-law and matching properties of 
the MOS transistors. However, mobility reduction will cause deviations from the transistor 
square-law behaviour, generating distortion. The mobility of the NMOS and PMOS 
transistors can be expressed in the first-order approximation as: 
 ;
1 ( )
on
n
n gsn tnV V
μμ θ= + − 1 ( )
op
p
p gsp tpV V
μμ θ= − −  (64) 
Considering again the output stage of the complete cell (Fig. 3), driven balanced around the 
common-mode voltage level VC as previously explained, the differential output current can 
be calculated as: 
 out out outI i i
+ −= −  (65) 
Using the previous expressions for mobility reduction and assuming equal transistors 
operating in saturation, the differential output current can be expanded into Taylor series: 
 ( ) ( ) ( )
3
3 5
2 4 6
1
1
1 12
;
8 321 1 1
on on n on
n on n on
out in in in
n on n on n on
k V V
k k
I v v v
V V V
θ θ θ
θ θ θ
⎛ ⎞+⎜ ⎟⎝ ⎠= − − ++ + + A  (66) 
where: BIASon C tn
I
V V V β= − =  > 0 and 
on ox n
on
n
C W
k
L
μ ′= . 
The fifth and higher order distortion terms can be neglected, giving the following as a result 
for distortion calculation: 
 31 3 ;out in inI C v C v= + ( )1 2
1
1
2
;
1
on on n on
n on
k V V
with C
V
θ
θ
⎛ ⎞+⎜ ⎟⎝ ⎠= + ( )3 4
1
81
n on
n on
k
C
V
θ
θ
−= +  (67) 
 
( )
3
3
21
1 88 1 1
2
n n
on
on n on n on
C
HD
C V
V V V
θ θ
θ θ
− −= = ≈⎛ ⎞+ +⎜ ⎟⎝ ⎠
 (68) 
The expression for HD3 can be simplified as θnVon<<1. This expression is the same for both 
implementations of the transconductor cell. The main conclusion from Eq.(68) is that 
increasing Von, i.e., the common-mode voltage VC or the bias current IBIAS, lowers the 
distortion in the V-I transfer. 
6.2 Non-linearities in the negative resistance 
Non-linearities in V-I conversion and non-linearities in the negative resistance will 
introduce non-linear effects in the input resistance of the differential transconductor (Nauta, 
1993). The effect of these non-linearities is a signal dependent integrator quality factor, i.e., a 
phase error; and can cause distortion in filters, especially high-Q filters. As long as the value 
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of the input impedance is high enough and an enhancement of the dc-gain is obtained, the 
effect of non-linearities will be slight. Considering the equations for a single transistor 
reported in Eq.(62) and analysing the structure shown in Fig. 3, the differential input voltage 
can be written as: 
 1 1BIASin
n BIAS BIAS
I i i
v
I Iβ
⎛ ⎞= + − −⎜ ⎟⎜ ⎟⎝ ⎠
 (69) 
 
where (2i) is the differential input current, i.e., Ii+ = i and Ii¯ = -i, considering the description 
shown in Fig. 3. The same relation has been obtained in both implementations, leading 
again to the same distortion analysis. This expression can be expanded into Taylor series, 
where A=i/IBIAS , α1=1 and α3=1/8. 
22
2 2 3 3 2 3
1 2 3 2 3 3
1 1
1
( ) ( ) ( ); ;
2 4 32in BIAS
A A i
v ACos wt A Cos wt A Cos wt HD HD HD
I
α αα α α α α
⎛ ⎞= + + = = ⇒ = ⎜ ⎟⎝ ⎠
 (70) 
 
The large signal output characteristics of the current mode integrator present a similar form 
to that of the standard MOS differential pair. On the other hand, the distortion generated in 
positive feedback compensation through negative resistance is only dependent on the ratio 
between the input current and the bias current IBIAS. This analysis is the same for both 
implementations of the transconductor topology. 
6.3 Matching and harmonic-distortion 
The process that causes time-independent random variations in physical parameters of 
identically designed devices is called mismatch, and is a limiting factor in general-purpose 
analog signal processing. The impact of MOS transistors mismatching becomes very 
important because the dimensions of the devices are reduced and the available signal 
swings decrease. To obtain a better circuit design, the physical origin of this effect has been 
discussed in several studies (Pelgrom et al., 1989), not only for its random but also for its 
systematic contribution (Gregor, 1992), and also possible measurements for its 
characterization (Felt et al., 1994). 
Thanks to the use of a fully-balanced pseudo-differential topology, with this inherent 
positive feedback compensation providing the system with an enhancement of the 
differential dc-gain, distortion resulting from mismatch is small. As mentioned above, the 
existing negative resistance enables small variations in dimensions of MN transistors and 
bias current sources IBIAS to be controlled. In order to obtain a good matching, the minimum 
channel length related to the considered CMOS technology must be avoided. However, high 
frequency operation requires short channels, relying on the negative resistance to obtain the 
adequate matching between transistors in the signal path. In addition, channel length 
modulation is not considered, as it only has a substantial effect on integrator response 
linearity at low frequencies, where distortion is suppressed by feedback (Smith et al., 1996; 
Zele et al., 1996). In consequence, transistors are assumed to be well matched, which will be 
achieved by means of a lower mismatching sensitive design while obtaining the final layout. 
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Mismatching between transistors also degrades the outstanding benefits provided by 
balanced structures, since they depend strongly on the symmetry of the circuit. Therefore, 
mismatching can also be reflected in unbalanced signal paths. Post-layout simulations have 
been accomplished regarding sensitivity to this unbalance for both HS and FC 
transconductor implementations. The starting point was an input signal of 10 MHz and      
45 dB of THD. Subsequently, variations of 10% and 20% in magnitude and phase between 
the input currents Ii+ and Ii
− were considered while analysing the effect on the THD. 
Regarding the variations in magnitude: with a shift of 10% between the magnitude of Ii+ and 
Ii
−, the THD changes by 1 dB (HS) and 0.5 dB (FC), and for a shift of 20%, the THD changes 
by 2 dB and 1.5 dB respectively. For deviations between the phase of Ii+ and the phase of Ii
−, 
with a shift of 10%, the THD changes by 1 dB for both topologies; and for a shift of 20%, the 
THD changes by 8 dB (HS) and 6 dB (FC). 
As a result, we can conclude that the proposed topology is quite insensitive to transistor 
mismatching. In addition to this, the effect of common-mode signal mismatching is 
alleviated by means of feedback compensation, as previously explained, thus supporting the 
proposed design strategy. 
7. Digital programmability 
Apart from the usual requirements associated with high frequency CMOS filter design, the 
issue of programmability brings to the forefront the considerable problem of maintaining 
performances such as frequency response accuracy, noise and dynamic range across the 
entire tuning range. Requirements of robust and precise implementation of filtering systems 
in the VHF range point to programmable Gm-C continuous-time filters as the best option for 
obtaining a wide programming range (usually 1:5). Due to process and temperature 
variations, Gm/C time-constants are liable to vary by as much as ±30%. The fact of 
considering both effects at the same time means that the unity-gain frequency ωt of each 
integrator in the filter should be electronically variable over a wide range. 
Lower supply voltages required by current digital CMOS technologies make the use of 
conventional continuous tuning techniques over a wide frequency range very difficult due 
to their effect on dynamic range and non-linear distortion. These techniques are based on 
the variation of the transistors biasing points, limiting their application to compensate the 
inherent changes due to temperature and the technological process. Therefore, discrete 
tuning is the best option to preserve the dynamic range (DR). 
There are three different ways of achieving this wide range of variability: the capacitor, the 
transconductor or both can be made programmable. At high frequencies, the integrating 
capacitances are relatively small. If they are replaced by capacitor arrays to obtain C-
programmability, the net parasitic capacitances at the terminals of the array can be quite 
large when the array is implementing the lowest effective capacitance, which is a very 
difficult problem to solve. In addition to this, switchable array of capacitors provides high 
precision on filters though the existence of switches in the signal path. So, the constant-C 
scaling technique is the option considered, leading to the desired programmability by 
varying Gm discretely while maintaining the noise specifications over the entire frequency 
range. Furthermore, lower power consumption is achieved at low frequency values of the 
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programming range. This is the best option for maintaining a trade-off between noise 
specifications, power consumption and programming range (Pavan et al., 2000). 
Two different strategies can be used to extend the tuning range and preserve DR: switchable 
array of degenerating MOS resistors and parallel connection of identical transconductors 
switched by a digital word. The first one uses the same transconductor and capacitor 
throughout the whole frequency range whilst the degeneration resistor R is formed by a 
parallel connection of MOS triode transistors (Bollati et al., 2001). This technique involves 
variations over the entire frequency range of the noise factor, which is proportional to the 
degenerated resistor, generating dynamic range variations. Phase errors will also appear, 
achieving the worst situation for both undesirable parameters in the opposite ends of the 
frequency range: minimum DR (maximum R) for the lowest frequency fmin, and maximum 
phase error for the highest frequency fmax. However, this strategy leads to the simplest 
structure, with a small active area and lower power consumption. The second strategy 
consists of a parallel connection of identical transconductors obtaining a programmable 
array where the desired time-constant can be digitally tuned (Pavan et al., 2000). This 
solution is the best option for VHF applications. However, its main drawbacks are power 
consumption and area, proportional to the number of connected active cells. 
Considering all these ideas, the latter strategy is the technique selected for achieving the 
desired programmability for the proposed topology. Programmability using a parallel 
connection of conventional differential pairs has been published previously (Pavan et al., 
2000); however, these structures are not directly suitable for low-voltage supply. It is worth 
noting that obtaining a programming range for a transconductor also includes an additional 
gap of ±30% for the extreme transconductance values Gmin and Gmax, in order to compensate 
the deviation due to temperature and technological process variations. Therefore, the total 
tunable range will be greater than the nominal one. 
7.1 Principle of programmability 
Our proposal is to achieve a digitally programmable transconductor, specifically designed 
for a wide programmability range comprised of parallel connection of unit cells. Fig. 11 
shows the conceptual scheme of a 3-bit programmable cell. This topology presents two main 
drawbacks; the need for additional transistors in the signal path and the variation of 
parasitic capacitances Cpin and Cpout depending on the digital word. However, it is necessary 
to keep the dynamic range constant for each gm value and the total node parasitic 
capacitances over the entire programming range. 
This solution is adopted for the proposed transconductor topology, giving a HS 
implementation with a programmable range from 1:7 (Fig. 12(a)) and a FC implementation 
with a varying range from 1:5 (Fig. 12(b)). Each cascode unit cell (Fig. 6), i.e., cascode 
amplifier and biasing current source, consists of a parallel connection of equal cells switched 
by a digital word. The connecting lines of the substrate terminals are not shown on these 
schematics as the explanation has already been given in previous sections. By driving the 
gates of the cascode transistors (MNC and MPC in the HS approach, and MPF and MNS in the 
FC) with modulated digital voltages we can obtain the desired transconductance with no 
switches in the signal path and power consumption proportional to total transconductance.  
The other disadvantage inherent to this topology can be also alleviated with an additional 
design strategy. When a change in the digital word occurs, some transistors change from 
saturation to cut-off region and vice versa, and different contributions to total input node  
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Fig. 11. Topology of the 3-bit programmable transconductor. 
parasitic capacitance Cpin are obtained. This change can generate a shift in the desired 
frequency and Q-factor variations, limiting the integrator and filter performance. In 
consequence, the implementation of each unit cell has been modified by using dummy 
elements connected at the input, which allow us to make the input capacitance independent 
of the digital word, maintaining the same parasitic capacitances on the signal processing 
nodes (Pavan et al., 2000). Note that the total output parasitic capacitance –junction extrinsic 
capacitance– is also constant because it has almost the same value for cut-off or saturation 
transistors (Tsividis, 1996; Tsividis, 1999). 
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                                    (a)                                                                           (b) 
Fig. 12. Implementation of 3-bit programmable topology: (a) HS and (b) FC transconductor. 
As the output conductance is proportional to the transconductance, the differential dc-gain 
is maintained irrespective of the digital word. Consequently, the relative shape of the 
frequency response, output noise power and dynamic range are independent of the digital 
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word. Therefore, we obtain the desired programmable transconductor with no switches in 
the signal path by driving the gates of bias and cascode transistors with a digital word 
modulated with the adequate analog value. The power consumption is proportional to the 
necessary transconductance in each frequency range. The digital control word for 
programming the transconductor is b2b1b0, controlling transconductance value from 001≡gm 
to 111≡7gm in the HS topology and from 001≡gm to 111≡5gm in the FC topology. 
7.2 Implementation results 
Two different integrators have been implemented. The first one is based on the HS topology, 
considering the total input node parasitic capacitance –basically gate-source capacitances– 
as the total integration capacitance with no need for any external capacitors, in order to 
reach the maximum operation frequency with moderate power consumption. Therefore, for 
this situation, maintaining the integration capacitance constant becomes essential and its 
value can be controlled by means of the dummy-based system. 
Fig. 13(a) plots the post-layout simulation results for HS implementation and shows the 
variation of unity-gain frequency versus digital word value. The expected linear 
dependence of the transconductance and the constant integration capacitance are observed, 
and a programming range from 28 to 185 MHz is obtained by varying the digital word. 
However, a marked phase lag due to parasitic effects (parasitic zero s0) at high frequency 
was detected, as expected. A possible compensation scheme, is based on two capacitors, CC, 
implemented with dummy MOS transistors and connected in a cross-coupled manner as 
shown in Fig. 7(a). Consequently, by using this compensating scheme, the phase shift error 
is effectively reduced and a very efficient scheme endowed with a phase error of less than 3º 
over the entire frequency range is obtained. 
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Fig. 13. Unity-gain frequency and phase vs. digital word value for the: (a) HS integrator 
with and without compensation scheme; (b) FC integrator with various compensation 
schemes. 
The second implementation is based on the FC topology, considering integration 
capacitance in this case as the total input node parasitic capacitance together with an 
additional one (Cext=1.2 pF). Total integration capacitance is once more maintained constant 
by means of the dummy-based system and Fig. 13(b) plots the post-layout simulation 
results. The first curve plots the variation of the transconductance as a function of the digital 
word when no external capacitance is connected at the input; a non-linear response is 
obtained, due to the expected parasitic poles and zeros. When connecting the external 
capacitance, the expected linear dependence is obtained, providing the system with coarse 
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tuning. Nevertheless, a phase shift is obtained even when the compensation scheme based 
on the two cross-coupled capacitors CC is used. 
Next step involves a resistance R being connected at the input in series with the external 
capacitance, as shown in Fig. 7(b). This resistor is implemented with a transistor working in 
the linear region and is the best option to compensate this phase error. Therefore, by varying 
the digital word, the unity-gain frequency is controlled and the phase error is effectively 
reduced over the entire programming range. Then, to control the operation frequency and to 
reduce the phase error, a shunt connection is made at the input between a resistance and the 
integration capacitance CI. We obtain a compensation scheme for the FC transconductor 
based on an RC circuit at the input, leading to a programming range from 40 to 200 MHz by 
varying the digital word with a phase error of less than 3º over the entire frequency range. 
We can define the transconductor input voltage variations around the bias point (VC) as 
shown in Fig. 3. The linear input range is constant for digital scaling of the transconductance 
as shown in Fig. 14. The variation of the gm as a function of the digital word is presented, 
providing the system with coarse tuning. In consequence; for the HS topology, ωt is 
controlled from 28 to 185 MHz by varying the digital word from 1 to 7; and for the FC 
topology, ωt varies from 40 to 200 MHz by varying the DW from 1 to 5. Therefore, by means 
of a parallel connection of equal transconductors switched by a digital word we guarantee 
that the DR for each gm value and the total external node capacitances will be kept constant. 
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Fig. 14. Transconductance as a function of the digital word (coarse tuning) for the: (a) HS 
implementation; (b) FC implementation. 
On the other hand, fine tuning can be achieved if necessary, as the transconductance value 
can be controlled by varying the bias current source for a fixed digital word. Hence, discrete 
steps are swept by varying the bias current while maintaining the same dynamic range. At 
the same time, an additional control over the dc-gain can be achieved by modifying the ratio 
between the bias currents of the negative resistance: M1/M2 and M4/M5 in both topologies, 
solving problems associated to mismatching between transistors. Therefore, a complete 
control of the frequency response can be obtained. The trade-off between transconductance 
and linear input range is shown in Fig. 15 for both topologies. These figures can also be seen 
as the fine tuning for the proposed structure since the transconducance value is controlled 
by varying the bias current source for a fixed digital word: Ibias changes from 45 to 180 μA 
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control the HS transconductance from 270 to 452 μA/V, and changes from 40 to 100 μA in 
the FC topology control the transconductance from 550 to 800 μA/V. 
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Fig. 15. Transconductance versus biasisng currents (fine tuning) for the: (a) HS 
implementation; (b) FC implementation. 
To conclude, the proposed structure is a balanced topology aimed at improving immunity 
to digital noise and linearity. A digitally programmable transconductor has been designed, 
maintaining the same dynamic range over the entire frequency range. Therefore, it can be 
used in the design of programmable filters, as the expected characteristics of a 
programmable cell will be obtained: to maintain Q-factor, noise power and maximum signal 
swing constant over the entire programming range, leading to a DR independent on the 
operation frequency. The expected linear dependence of the unity-gain frequency is 
obtained and the phase error is effectively reduced over the entire programming range in 
both implementations, with a compensation scheme based on two cross-coupled capacitors 
for the HS topology and the classical RC circuit connected at the input for the FC approach. 
8. Results and discussion 
To demonstrate the theoretical advantages of this approach for a programmable 
transconductor suitable for VHF, two 3-bit programmable integrators have been designed. 
The HS transconductor has been implemented by using the design kit of an AMI 
Semiconductor (AMIS) 0.35 μm CMOS technology (P-substrate, N-well, 5-metal, 2-poly) 
with a 3 V power supply and a nominal bias current of 90 μA per branch; whereas the FC 
transconductor has been implemented by using the design kit of an AMS (C35B4C3) 0.35 μm 
CMOS technology (P-substrate, N-well, 4-metal, 2-poly) with a 2 V power supply and a 
nominal bias current of 100 μA per branch.  
The dimensions of the transistors were chosen in order to cover all the design requirements 
obtained in this chapter, leading to a complete sweep of the discrete step by varying the bias 
current. In this way, for the HS implementation, the operation point is located at 90 μA and 
the bias current adjustment is possible from 45-180 μA. However, for the FC 
implementation, the operating point is located at 100 μA, covering the digital step by 
varying the bias current from 20-110 μA. In this way, the discrete tunability requirement is 
obtained but the FC transconductance value at the operation point is maximised. 
8.1 Layout strategy 
A careful layout has been drawn out to obtain all the characteristics associated with the 
proposed design accurately and demonstrate the feasibility of the intended approach. As 
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m
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stated below, we have taken special care to get rid of the unwanted effects related to 
parasitic elements and mismatching (Baker et al., 1998; Hastings, 2001). All the designs have 
been carried out taking into account the specific design rules for high frequency operation, 
which are highly appropriate for obtaining good matching between components. 
Interdigitized and common-centroid layout techniques have been considered to reduce the 
variations of threshold voltage, which are associated with gradients in gate-oxide thickness. 
Guard rings have been included in the design with the aim of reducing substrate noise. 
Bond-pads have also been carefully laid out and, in this way, input and output pins have 
been placed as far as possible between them. Balanced structures provide outstanding 
benefits, but they are strongly dependent on the symmetry of the circuit. Consequently, 
special care has been taken to outline the paths of the balanced signals, in an attempt to 
ensure the best matching between them. MOS devices have fragile gates seeing that 
electrostatic discharges may cause destruction of the device if the oxide breakdown voltage 
is exceeded. Considering this point, we concluded that it would be advisable to provide the 
transistors that control the quality factor of the circuit with a path protection system. The 
scheme chosen to achieve this goal was the anti-parallel diodes configuration. This circuit is 
very straightforward and simple but is sufficient for the purposes of this work. 
Fig. 16(a) shows the drawn layout of the HS test chip with an active area of 0.10 mm2. Fig. 
16(b) shows the microphotograph of the programmable FC transconductor, with an active 
area of 0.04 mm2 including the compensation RC circuit, where the integration capacitance 
has been implemented with a double-poly capacitor. The area of the FC active element is 
0.03 mm2 and a regular and compact arrangement of transistors can be observed. 
         
                                                    (a)                                                                                 (b) 
Fig. 16. (a) Layout of the fully-balanced 3-bit programmable HS integrator.  
(b) Microphotograph of the FC integrator, by using double-poly capacitors. 
8.2 Experimental results 
For the HS approach, a unity-gain frequency of 28 MHz was achieved with a power 
dissipation of 1.62 mW using a 3 V supply. By varying the digital word from 1 to 7, we 
expected to control the unity-gain frequency from 28 to 185 MHz and the experimental 
results lead to a variation between 25 and 185 MHz, as shown in Fig. 17(a). Focusing on the 
b2 
b1 
b0 
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same figure, by varying the bias current source from 45 to 180 μA for a fixed digital word, 
the transconductance value is modified, providing complementary fine tuning of the 
frequency. All discrete steps are covered and, in consequence, a frequency span of 25-185 
MHz can be provided. The maximum frequency error is obtained at the maximum digital 
word where a deviation of 6 % is obtained from the 7:1 ratio. 
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(a)                                                                           (b) 
Fig. 17. Experimental results for coarse and fine tuning of the (a) HS and (b) FC topology. 
Variation of the unity-gain frequency versus bias currents for all the digital words. 
For the FC approach, a unity-gain frequency of 40 MHz is achieved with a power 
dissipation of 2.4 mW using a 2 V supply, as expected from the post-layout simulation 
results. By varying the digital word from 1 to 5, the unity-gain frequency is controlled from 
40 to 190 MHz, as shown in Fig. 17(b). All discrete steps are swept by varying the bias 
current from 20 to 110 μA. The maximum frequency error is obtained at the maximum 
digital word where a deviation of 5 % is obtained from the 5:1 ratio. 
The next step is to demonstrate constant linearity by means of a constant THD over the 
entire programming range. Figs. 18 and 19 show the THD variation as a function of the 
differential output current for all the digital words. THD was measured for a sine input 
current of 10 MHz (a) and for the unity-gain frequency (b) in both topologies. These figures 
show the expected THD dependence, studied above in section §6: lower bias currents or 
higher input signal amplitudes lead to higher THD values. A corner parameter analysis was 
carried out following the guidelines provided by the design kit manufacturer of the ‘AMI 
Semiconductor C035M Design-Kit’ and the worst-case analysis for the HS integrator was 
obtained. This distortion study gave 1 % of THD for a differential input signal of 56 μA and 
10 MHz. Experimental results for the design, shown in Fig. 18, lead to a differential input 
current of 50 μA in the same situation. For the FC approach, the expected value for 1 % of 
THD was a differential input signal amplitude of   37 μA and 10 MHz; and the experimental 
results (Fig. 19), give an amplitude of 35 μA. 
The post-layout simulated result for the input-referred noise integrated from 0 to 30 MHz in 
the HS topology was 11.2 nArms. Hence, the dynamic range, defined as the input signal 
amplitude at 1 % THD divided by the total noise level integrated over 30 MHz, is 70 dB. In 
the FC structure, the input-referred noise integrated from 0 to 40 MHz was 8 nArms. Hence, 
the dynamic range, defined as the input signal amplitude at 1 % THD divided by the total 
noise level integrated over 40 MHz, is also 70 dB. 
In summary, frequency is adjusted in a coarse discrete way by connecting identical 
transconductors in parallel and with fine continuous tuning by varying the biasing current.  
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                                          (a)                                                                       (b) 
Fig. 18. THD versus differential output current in the HS integrator for three different digital 
words: (a) ω(input)=10 MHz, (b) ω(input)= ωt (25 MHz for 1gm). 
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Fig. 19. THD versus differential output current in the FC integrator for all the digital words: 
(a) ω(input)=10 MHz, (b) ω(input)= ωt (40 MHz for 1gm). 
The feasibility of the programmable array of transconductors has been proven in a 3-bit 
programmable integrator obtaining frequency scaling as expected. All the specifications in 
both transconductor implementations are summarized in table 7. The main advantage of the 
topology proposed was the inherent enhancement of the dc-gain, provided through the 
existing positive feedback compensation (negative resistance). 
The HS design condition was very difficult to achieve because technological process and 
temperature variations are expected to be greater than the small changes required in this 
topology. As expected, by varying the external control for this negative resistance, no 
change was obtained for the dc-gain. The post-layout simulated dc-gain was a variation of 
15 dB between the minimum (40 dB) and the maximum (55 dB), with a maximum CMRR of 
60 dB. The experimental results lead to a differential dc-gain of 30 dB with no change with 
the value of the negative resistance and a CMRR greater than 35 dB over the entire 
frequency range. Therefore, in this case, there is no control on the dc-gain of the system. 
The design condition for the FC topology is less restrictive and two different 
implementations have been fabricated. The post-layout simulation results in both cases 
showed a dc-gain control of 15 dB from 30 to 45 dB and a maximum CMRR of 50 dB. The 
first implementation has been designed with the same dimensions for the MN transistors 
www.intechopen.com
Continuous-Time Analog Filtering: Design Strategies and Programmability  
in CMOS Technologies for VHF Applications  
 
175 
involved in the negative resistance, and similar results are obtained as in the HS topology. 
There is no external dc-gain control and an experimental value of 26 dB and CMRR of 33 dB 
are obtained. In the second one, where a pre-designed mismatching is included between MN 
transistors involved in the negative resistance, a variation of 12 dB (from 26 to 38 dB) for the 
dc-gain is obtained by modifying the value of the negative resistance (Fig. 20). The CMRR is 
greater than 46 dB over the entire frequency range. 
 
 HS topology FC topology 
Power supply voltage 3 V 2 V 
Unity-gain frequency 25 MHz 40 MHz 
Power dissipation 1.62 mW 2.4 mW 
CMRR over the entire pass-band >35 dB >46 dB 
Active area  0.10 mm2 0.04 mm2 
Total rms input-referred noise (sim.) 11.2 nArms 8 nArms 
Maximum differential input signal 
current at 1 % THD @ 10 MHz 
50 μA (peak) 35 μA (peak) 
Dynamic range 70 dB 70 dB 
 
Table 7. Summary of the experimental results for the integrator (1 LSB). 
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Fig. 20. Experimental dc-gain control for the FC transconductor with a pre-designed 
mismatching between MN transistors involved in the negative resistance. 
9. Conclusion 
This work describes a new approach for implementing digitally programmable and 
continuously tunable VHF/UHF transconductors compatible with pure digital CMOS 
technologies and suitable for HDD read channel applications. The cell is suitable for low-
voltage operation over an extended frequency range. The programmability exhibited by the 
transconductor is due to the use of a generic programmable structure that gives a Gm digital 
control as a parallel connection of unit cells, and the total parasitic capacitances are 
maintained constant thanks to the specific design of the unit cell: a cascode stage with 
12 dB 
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dummy elements. This transconductor could be used in any kind of Gm-C filter, thus 
providing a very wide range of programmable CT filters. The fully-balanced current-mode 
Gm-C integrator based on this topology exhibits a unity-gain frequency programmability 
from 25-185 MHz in the HS implementation and 40-200 MHz in the FC approach; with a 
phase error of less than 4º in both topologies throughout the entire operating frequency 
range. Total harmonic distortion (THD) of less than 1 % (-40 dB) for a differential input 
signal of 50 and 35 μA in the HS and FC topology respectively is obtained. The integrator 
operates over the programming range with 70 dB of dynamic range for 1 % of THD. The cell 
has been fabricated in a 0.35 μm CMOS process.  
The experimental results confirm this approach as an excellent choice to achieve filters 
exhibiting a good trade-off between tuning capability and dynamic range working in the 
very high frequency range. The proposed technique can be easily adapted to lower power 
supply voltages by using folded cascode structures and, in addition, better frequency ranges 
of operation can be achieved considering current CMOS digital technologies. 
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